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I. INTRODUCTION
The necessity of DC breaker topologies in low to medium voltage applications is paramount to the success of developing full DC systems either in localised grid infrastructure [1, 2] or commercial applications in avionics, automotive and telecommunications [3] . Fast interruption time, reliable and successful fault interruption are the main factors that contributes to the system rating of the downstream power electronics. Over de-rating on the power electronics to compromise on slow-switching DC breakers contributes to higher cost and lower efficiency [4] . Arc-flash hazard analysis in low and medium voltage DC systems has been extensively evaluated in [5, 6] . In particular to DC circuit breaker, arcing will occur when current-zero is not achieved during the breaker interruption process [7, 8] .
(a) Mechanical circuit breaker techniques
DC fault current limitation through helical arc control and mechanical circuit breaker has been proposed in [9] and [10] respectively. Both studies utilise specific design on the mechanical circuit breaker to either control the arc formation [9] or use of Thomson coil [10] to limit and interrupt the fault current. However, the mechanical circuit breaker in [9] need to factor in the large internal blades structure to enhance arc and fault current control. Allowing arc formation can lead to subsequent structure failure and higher maintenance requirement. Although the response time of the mechanical breaker in [10] is lesser than 2ms, the full interruption time that is associated with the coil damping duration are larger than 10ms. This damping duration need to be considered in rapid fault current interruption. The mechanical circuit breaker technique in [11] demonstrated fast interruption time in micro-seconds range. The technique is based on generating a reverse current and an intense axial magnetic field by two helical flux compression generators. Although fast interruption time is achievable, the technique is limited by low probability of successful fault interruption due to single current-zero generation and reliability constraint by the requirement of significant magnetic field.
(b) Solid-state circuit breaker techniques
Alternate DC circuit breaker approaches that provide rapid fault current interruption has been reviewed in [12] [13] [14] . These approaches are based on solid-state circuit breakers which depend on the turning-off of the semiconductors to interrupt DC fault current. Fault current interruption time lesser than 1ms can be achieved and the system structures are normally simple with lesser components count. However, the main limiting factors that incurred with these approaches are the on-state power losses and the cooling requirements that are associated with the semiconductors. Although wide-band gap devices in [15, 16] has been proposed to reduce the losses and cooling requirements, the semiconductors position on the DC line will need to sustain the DC input voltage and the induced inductive voltage during fault current interruption.
High di/dt due to rapid fault current interruption will result in significant induced inductive voltage. The semiconductors will have to be series-connected to sustain these overvoltage and dynamic voltage sharing techniques [17] need to be integrated to prevent device failure.
(c) Hybrid circuit breaker techniques
The hybrid DC circuit breaker based on forced commutation principle has been extensively research in HVDC applications [18] [19] [20] [21] . The main principle underlying these approaches is to introduce a current-zero to the mechanical circuit breaker before it attempts to interrupt the fault current, thereby reducing the possibility of arcing and decreases the fault current interruption time. Current-zero is achieved either through the series-connected semiconductor device [18] with the mechanical circuit breaker or the forced current commutation from the shunt-connected circuitry across the mechanical circuit breaker [19, 20] . The two stage operation demonstrated in [21] commutated the fault current into the capacitor in a controlled approach to achieve low voltage across the DC breaker during initial contact separation.
Although successful fault interruption can be achieved with reduce voltage across the DC breaker as stated in [22] , the semiconductors used in [21] need to be rated with respect to the Metal Oxide Varistor (MOV) clamping voltage. MOV is used in the final stage to limit the voltage across the DC breaker, which its clamping voltage can be twice of the DC input source.
The fault current interruption time from hybrid DC circuit breaker is dependent on the mechanical circuit breaker opening under arc-less condition. These are generally longer than solid-state circuit breaker techniques and also consists of circuitry with more components count to achieve the current-zero condition. However, in DC applications where fault current interruption time is between the range of 2 to 5ms [23] , hybrid DC circuit breaker techniques is preferred as the conduction loss is primarily dependent on the mechanical circuit breaker if forced current commutation circuitry is shunt across the circuit breaker. This is much lower than solid-state DC breaker and the physical disconnection of the current path is more reliable with mechanical circuit breaker. Also, the cooling requirement for the semiconductors are less as they are only operational during the fault condition.
The conditions associated with successful fault current interruption on DC circuit breaker has been evaluated in [22] . A lower fault current di/dt or dVVCB/dt across the circuit breaker increase the successful interruption probability. This paper enhances the work carried out in [22] and proposed a cascaded forced current commutation circuitry that slows the fault current di/dt prior to current-zero and a low dVVCB/dt voltage profile across the circuit breaker during the interruption process. The volume and cost of the proposed commutation circuit can be reduced with recent technological advances in power semiconductors devices [24, 25] . The availability of 6.5kV IGBTs [26] [16, 25, 27, 28] . However, the cost comparisons on the proposed approach with others techniques and devices are not evaluated in this paper. The economic comparison on DC breaker topologies is presented in [29] .
This paper focus and evaluate on the approach and technique that allows the control of the fault current di/dt and circuit breaker voltage dVVCB/dt. The test-rigs involved in the evaluation are presented in [30] .
Section II in this paper defines the operating principles of the proposed commutation circuit with associated mathematical equations to confirm the waveform profiles. Section III presents the simulation and experimental results of successful current interruption at 110A and 330A.
II. Basic principles of the cascaded commutation circuit
Operation of the proposed cascaded commutation circuit in Fig. 1 involves three sequential processes, namely the preparation (or reset) of commutation circuit, the introduction of fault current, and initiation of the commutation circuit. (
ii) Time interval, tc0 -tc3
At , the counter-current = is switched into the loop , by turning on switch T5, then T4 off; after obtaining energy from , the current continues to rise until . Then the counter-current transfers into the next loop as the solid-state switch T6 is fired and T5 is turned off, such that = is produced by .
When the counter-current reaches the fault current level (after a specifiable commutation time from to ), the first VCB current-zero occurs at and is commutated into the loop .
(iii) Time interval, tc3 -tc6
Since only capacitor is operational, the voltage across the VCB is forced to equal and , , has been reversed charging, so that the commutation circuit is ready to produce a counter-current through the VCB. In Fig. 3(H 
At time = , switch T4 is turned on to introduce counter-current through the VCB, forcing the current through the VCB to decrease. The relationships between , and is:
where = and = = , thus the current through circuit loop , , is defined by:
with the initial conditions
which yield:
and , , 
where
Solid-state switch T6 is fired and T5 is turned off at time , then the commutation current enters the loop . The resulting current is defined by:
and
0 (rad)
When the commutation current rises to equal the fault current, in the commutation period to , there is sufficient time for vacuum recovery, having introduced a VCB current-zero.
Since the period of each interval has been calculated, it is possible to achieve the first current- ( ). The period of this interval is:
In summary, the commutation current , before current-zero, can be described by the piecewise function: 
(E) Time interval, is commutated into the loop ; but is still equal to which can be expressed by the differential equation:
where the voltage across can be considered a DC source due to large , with the initial conditions
Practically < 2 , which yields:
where = (
Only capacitor is introduced into this circuit, the VCB voltage is clamped to the residual voltage until the end of this interval, .
(F) Time interval, After turning switch T5 on and T6 off, the fault current diverts into loop , . This means becomes the continuity energy, and is defined by:
where the voltage across can be considered a constant DC source due to large , with the initial conditions
, thus: 
where the voltage across is considered DC due to large . with the initial 
, , 
The fault current also can be represented by a piecewise function:
In order to define the time intervals after VCB current zero, the performance of commutation capacitor voltage and current is investigated further. By comparing equations (23) to (24); they are similar expression except the initial conditions, including , commutation capacitance , and initial capacitor voltage . Since the fault path has a large time constant compared to the commutation circuit, the fault current can be considered constant during the commutation period. 
The plots in Fig. 4 (b) are for equation (26) . Since TC3 and TC4 are derived from the same signal, they can be considered 'joined', linking the reducing current before current-zero and the increasing voltage after current-zero. They maintain continuity during commutation. This means, commutation current has to rise to in first two time intervals. Assuming the fault current is commutated into the VCB at the end of the first interval; the interruption process can be expressed as follows:
If is commutated at , equation (9) for describing the time interval can be rewritten as:
, ( ) = cos ( ) = ( ) due to large time constant of the fault path. Now considering as a start point, = = , the total duration can be defined as:
To specify the time interval becomes a trade-off between and .
The graphs in Fig. 5 represent equations (29) to (31) to initialise the commutation current with maximum energy, then switch into the second path. which is significant with respect to the VCB, since the vacuum arc has a fast recovery rate [6, 31, 32] . It is not possible for interruption with low inductance, which corresponds to large / . The objective of the cascaded circuit is to increase the interruption probability with relatively small commutation inductance at a short gap distance.
After utilizing a fixed fault current of 100A, = 49.4 H, and a first time interval = 5 s, signals to be processed. In order to specify these time intervals, the first two intervals should be defined first by utilizing equations (29) and (30) . The remaining two can be obtained from equation (26) in terms of different initial conditions.
III. Simulation and experimental results
The cascaded hybrid circuit was PSPICE simulated with the results post-processed in MATLAB. For comparison convenience, the simulation and experimental results are presented side by side, left and right respectively.
An AC vacuum breaker is used as the circuit breaker in the experiment. The breaker characteristics are shown in Table 1 . Thermal rating (1s), kA 4
Mechanical life, cycles 5 × 10
Fig . 6 and Fig. 7 show a successful interruption at first current-zero with 110A and 330A fault currents respectively. The general form and shape are the same in both cases. The VCB current is reduced as the counter-current rises, then the decline rate of is modified when the commutation path is switched. After the current-zero the VCB experiences a steppedshaped pulse, since the residual voltages across each commutation capacitor, , are charged step by step.
A successful interruption at a second current-zero with a 110A fault is shown in Fig. 8 .
reaches a second current-zero with a lower amplitude due to the capacitors progressively discharging. The primary objective for the cascaded circuit is to improve the / by increasing the commutation time, thereby increasing the interruption probability at the first current-zero. The proposed technique is analysed and demonstrated under uni-directional DC current flow system. However, its feasibility in bidirectional DC current flow system is possible by replacing the diodes (T2, T4, T5 and T6) in the cascaded commutation circuit with IGBTs. This allows bidirectional current flow in the commutation circuit. Alternative control mechanism is needed for bidirectional DC current fault interruption. Detailed operational structure of the proposed technique for bidirectional current interruption is not presented in this paper.
Total failure in operation of the devices during fault condition can result DC arcing in the mechanical DC breaker. Failure Mode Evaluation Analysis (FMEA) on the proposed commutation circuit is not presented in this paper and is proposed for future works.
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